Concentrator Circuit with Multiple Priority Levels

We present the architecture of a memory-less CMOS packet concentrator that achieves dynamic statistical multiplexing of data from N inputs to L outputs with multiple priority levels. We present results from a 16-channel test chip built in 0.5 micron CMOS.