Concurrency and Communication in Hardware Simulators

This paper describes models for concurrency and inter-partition communication in hardware logic simulator implemented using multiprocessors. Experimentally observed values of concurrency and communication when actual VLSI chips were partitioned and stimulated are presented and compared to the theoretical models.