Improved System Design Through Proper Nesting of Test Levels

An electrical test compatibility methodology is presented that improves testing yield and reduces time until volume production by identifying joint system, circuit module, and component device requirements early in the system design cycle. Also, statistical analysis shows that achieving high yield requires using more than a 3-sigma confidence level for setting test limits.