CONES: A System for Automated Synthesis of VLSI and Programmable Logic and Behavioral Models

CONES automatically synthesizes general sequential logic in terms of standard cell and/or Programmable Logic Array (PLD) based circuit packs from behavioral models written in 'C' . The synthesis process is performed on a per logic cone basis by extracting the function of each cone from the behavioral model and minimizing the function.