Cost effective HIgh Performance CMOS Custom Design (NOT PUBLISHED)
Techniques and CAD tools that obtain maximum performance from CMOS technology at reasonable design costs will be described. These methods achieve an improvement in clock rate of a factor of two over that possible with standard cell or gate array approaches. Some specific examples of chips with clock rates between 90 MHz and 250 MHz will be presented.