Skip to main content

Design, Implementation, and Evaluation of an 8.0 KBPS CELP Coder on a Single AT&T DSP32C Digital Signal Processor

06 September 1989

New Image

The proposed paper describes a single chip implementation of an 8.0 Kbps Codebook Excited Linear Prediction (CELP) coder on a single floating point AT&T DSP32C digital signal processor. Potential applications of this coder include digital cellular radio, voice store and forward, and voice mail. However, in this paper, we emphasize the digital cellular radio application only. The cellular systems in the United States are evolving from their present analog FM form towards a spectrally efficient digital cellular system in order to accommodate projected increases in cellular traffic [1] and to provide encryption, customer data services, and several ISDN like services [2]. An essential component of such a digital cellular system is a low bit rate speech coder.