Skip to main content

Formal Verification of Digital Circuits Using Hybrid Simulation

New Image

SUMMARY: PROVE (PROlog based VErifier) is a rule based system that formally verifies functional correctness of circuits. Given the functional description of a digital circuit and its connectivity, PROVE formally proves the logical equivalence of the two descriptions. PROVE automatically generates Boolean expressions from the functional description.