Extension of a Transistor Level Digital Timing Simulator to Include First Order Analog Behavior

This paper describes the enhancement of a transistor level digital timing simulator to include first order analog behavior for simulation. The simulator is built upon the second generation MOTIS simulator to accommodate simulation for analog circuits. It uses circuit simulation techniques for the analog portions of the chip and employs timing and logic simulation techniques for the digital portions.