Heuristic for Partitioning Logic Among IC Chips

We develop a Lagrangean heuristic for the IC design program - given functional units with known area and interconnections, select no more than K chips and assign units to these to minimize cost. Chip design variables are area and pin-out capacity; cost is a sum of chip area costs and interconnection costs.