Hierarchical Logic Synthesis

Logic synthesis with hierarchical structured tools starts at AT&T with a functional description in C language. This is mapped into operational logic, macro cells like FIFO or RAM, and random control logic. Specialized tools then synthesize these sub-functional down to the level of the selected standard cell library. Further options include Built-In Self Test, core scan, boundary scan, and speed optimization.