High Performance Custom CMOS Design

01 January 1987

New Image

Techniques and CAD tools that obtain maximum performance CMOS technology at reasonable design costs will be described. These methods achieve an improvement in clock rate of a factor of two over that possible with standard cell or gate array approaches. Some specific examples of chips with clock rates between 45 MHz and 90 MHz will be presented.