Matrix Datapath Architecture for an Iterative 4x4 MIMO Noise Whitening Algorithm

This paper describes the power, speed and area efficient VLSI implementation of a noise whitening algorithm for a 4x4 MIMO channel. The architecture combines innovative use of Hermitian matrices to streamline the iterative calculations, with a 4x1 matrix row-column multiplier as the core component. The optimisations in the datapath reduce the power and latency needed to implement the algorithm. The booth recorded complex multiplers use logic sharing to reduce power and complexity, and incorporate low-power sleep logic that does not increase the critical path. The design has been successfully synthesized in a 0.18mum, 1.8V CMOS technology, and has the potential to be adapted to other applications requiring matrix multiplication.