Measurement of N-well sheet resistance under p+ diffusion and p channel gate

Van der Pauw test structures for the measurement of N-well sheet resistance under p+ diffusion and under p channel gate for CMOS technologies on p substrates are presented