Mixed Behavior-Logic Simulation in a Hardware Accelerator.

In this paper we describe a mixed behavior-logic simulator in a hardware accelerator. It is ideally suited for the design of fast-turn-around ASICs using a standard cell library. Each standard cell library entry is represented as one primitive rather than as an interconnection of many smaller primitives used in a logic simulator. The behavior of the cell is described in a C-like format.