Model Development and Verification for High Level Analog Blocks

This paper proposes a methodology for describing analog blocks at the behavioral level. A verification tool, ACME, has been developed to verify the functionality of a behavioral model before incorporating it in a simulation environment. Futhermore, the generation of time domain models for frequency domain transfer functions H(s) and H(z) has been automated by transforming both of these into state vector representation.