Soft-error testing of COTS DRAM components

The paper presents a memory-testing framework wherein an application-driven at rated speed reliability testing is possible for a wide variety of COTS memory components. The susceptibility trend of recent DRAM generations and their impacts at system level are quantified within the proposed testing framework