VIRTUAL GATE ARRAY - A Knowledge-Based Automated Design Style

In this paper, we present an automatic procedure to generate a verified silicon layout from a netlist, vectors, and IO specification. While previous chip design systems have focused on automating a single design task such as simulation, layout or DRC, the Virtual Gate Array (VGA) system provides an automated process that includes both design and audit tools.