Input ESD Protection Networks for Fineline NMOS - Effects of Stressing Waveform and Circuit Layout

Human Body Model (HBM) and Charged Device Model (CDM) ESD stressing have been utilized to evaluate the susceptibility of input protection circuits on a fineline NMOS test chip.