Off-Current in Nonplanar MOS Transistors

Due to its potential to achieve higher active device densities and lower parasitics, recessed isolation in various manifestations is becoming a serious challenger to LOCOS for isolation within submicron technologies. However in any recessed structure, potential electrical problems can occur where a gate interconnect (poly) crosses the edge of the silicon island (Figure 1).