Optimal Module Sizing in VLSI Floorplanning by Nonlinear Programming

Floorplanning is the VLSI design problem of deciding the position and shapes of all modules (e.g., memory or random logic) in order to minimize the chip area and satisfy all constraints. The modules may not be fixed in shape - the ratio of height to width may be modified in order to achieve minimal chip area.