Re-Evaluating the Design Space for Register-Transfer Hardware Synthesis

This paper describes an experiment that challenges the conventional formulation of register-transfer level hardware synthesis. RT- level synthesis is typically viewed as a translation from a functional specification to a set of interconnected modules plus a control sequencer to drive those modules. The cost of a design is taken to be either the number of modules used or the sum of the costs of the individual modules.