SEU Characterization of Hardened CMOS SRAMS Using Statistical Analysis of Feedback Delay in Memory Cells

Statistical analysis of the SEU hardening feedback resistors of the 64k and 256k Radiation Hardened CMOS SRAMs designed and processed at AT&T-Allentown is combined with SEU test data to achieve superior quantification of circuit response.