Synthesis of High-Performance Packet Processing Pipelines

Packet editing is a fundamental operation in data communication systems such as switches and routers. Circuits that implement this function represent basic building blocks for a packet switch and also de ne the features of the system. We propose a new model for representing the packet editing functions and a synthesis technique that produces a circuit that achieves the throughput of up to 40Gb/s in a commercially available FPGA device.