System implementation of a 112 GSa/s 1-to-4 ADC frontend

01 January 2001

New Image

We report on the system implementation of a 1-to-4 ADC frontend and derive the receiver DSP architecture.