System-Level Design Verification in the AT&T Computer Division: Tools

New Image

This paper presents the CAD tools used for system-level design verification in the AT&T Computer Division. We discuss features of the tools for building and preparing the model of the system, for developing tests, for simulation, for static timing analysis, for results analysis, and for circuit comparison.