Systolic Linear Array Processor Rasterized Image Generation (NOT PUBLISHED)
A cellular array device suitable for Wafer Scale Integration is described that converts object descriptions in the form of planar polygonal data into 2-D rasterized graphical images. Fault tolerance is provided by a dynamically switched data path that allows the device to be reconfigured by software and reused in the event of cell failures.